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Despite a substantial effort in both institutions, we have so not yet reached the initial goal of this project, the demonstration of crested layered barriers suitable for NOVORAM. However, in the course of the work, we have obtained two very encouraging results:
1. We have demonstrated that the developed HfON/Si3N4 and AlOx layers with better tunneling characteristics than the Si02 used in industry for floating-gate (e.g., flash) memories. These materials may enable both better (lower-voltage) flash memories and new scalable floating-gate random access memories with a 10-ns-scale time, over-I-s retention time, and the number of cycles in excess of 1010. We believe that (possibly, after some process improvement) the latter memories may replace DRAM at the 32-nm ITRS technology node and beyond. We are going to pursue this opportunity aggressively.
2. The observed bistability ("memory") effects in double-layer AIOx barriers may be used in prospective nonvolatile "resistive" (or "crossbar") memories with an ultimately small cell footprint. (These observations still need additional confirmation and fabrication technology optimization.)
We believe that these results alone (even leaving aside the important fundamental results on electron transport through nanoscale films) more than justify the human and financial resources invested into this project.
Introduction
The main objective of this project was the experimental demonstration of the theoretically predicted enhanced quantum-mechanical tunneling through layered ("crested") barriers. If demonstrated in silicon-compatible materials with sufficient endurance under electric stress, this effect may enable highdensity, high-speed nonvolatile memories that may potentially replace DRAM as the main random access memories of semiconductor electronics. With that objective, we have combined the expertise at Stony Brook University in crested barrier theory (Prof. Konstantin Likharev) and aluminum oxide layer growth (Prof. James Lukens, Dr. Vijay Patel) with that of Yale University (Prof. T.P. Ma, Dr. X. Wang) in jet vapor deposition of silicon nitride and silicon dioxide films, as well as in nonvolatile memory technology. The main results of our effort are listed below.
Basic Results (i) Work at Yale
During the first year of this research project, we demonstrated successful deposition of Si0 2 and Si 3 N 4 films by the JVD method, and A1 2 0 3 films by thermal oxidation of deposited Al. We measured the electrical properties of these films, and obtained very promising results. However, we encountered a major problem in I-V characteristics of our synthesized Si 3 N 4 and A1 2 0 3 films; i.e., an area factor of many orders of magnitude was required in the theory to quantitatively fit the experimental data. Alternatively, the I-V data could be fit perfectly with a theoretical model, which required insertion of a thin but high barrier in between the electrode and the synthesized dielectric film. This mysterious phenomenon had existed and puzzled us for a long time until recently. Because the mismatch between the experimental data and the theory was later found to exist not only for MOS structures with synthesized dielectric films but also for those with thermal Si0 2 (although the degree of mismatch was less), it is likely that the problem may have arisen from several process steps besides film deposition, including, for example, possible formation of a thin layer of aluminum oxide during thermal evaporation of Al electrode. Study along this line has resulted in improved curve fitting of experimental data with theory, both on singledielectric MOS structures such as AI/Si 3 N 4 ISi, and on one-side crested barrier structure consisting of AI/(Si 3 N 4 /SiO 2 )/Si.
In the middle of this research, the JVD machine, which we used to deposit the aforementioned gate dielectrics, became unavailable to us because its owner (which loaned us the machine) decided to take it back. Therefore, we decided to design and construct our own deposition machine. After a year of diligent work, we had completed our own deposition machine, named the "MAD" (Molecular and Atomic Deposition) machine, and started to reproduce the gate dielectrics that we were able to get with the old JVD machine. At the present time, the quality of our MAD silicon nitride is even superior to our highquality JVD nitride. In addition, with the MAD machine we can also produce HfO 2 with the quality comparable to, or even better than, the state-of-the-art ALD HfO 2 .
To make a fair evaluation of our All HfON/Si 3 N 4 ,/p-Si crested barrier ( Fig. 1) , we took theoretical I-V curve for Si0 2 as the reference to compare with the experimental I-V characteristics of such a stack. We found that such a single-side crested barrier already exhibited substantially higher current injection efficiency than what the theory predicted for Si0 2 . We then tested this tunnel stack in a simple MONOS type structure and observed faster programming and longer retention as compared to a similar structure where the tunnel barrier was a single layer Si0 2 with similar EOT [19] .
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, -400K S1E-6. In order to test whether such a steep I-V characteristic would lead to a faster programming, we have constructed a demo MONOS-like structure. As depicted in Fig. 4a , HfON/Si 3 N 4 stack is used as the tunneling dielectric in the test samples while in the control samples (Fig. 4b ) a single layer SiO 2 made by the MAD technique is used as the tunnel oxide. Our data (not shown here) indicate that the MAD SiO 2 is in an excellent quality comparable to, or even better than the standard thermal SiO 2 . Figure 5 compares the programming speed, while Fig. 6 compares the retention time of the two tunnel dielectrics, where flatband voltage shifts of the MONOS capacitors were measured to determine the memory window. As expected, the MONOS test cells exhibit faster programming speed, and longer retention than the control cells. The latter is attributed to the thicker physical thickness of the high-k stack than the single SiO 2 with similar EOT. (The apparent high programming voltage in Fig. 5 for both test and control cells should not be a concern as it is solely due to the non-standard structure used in this study.) During the last year of the project, we also initiated the process development of Al oxide by MAD. Al oxide is known to have higher dielectric constant than Si0 2 and it is considered as a major candidate for the implementation of crested tunnel barriers for nonvolatile memories [6, 7] . The objective of making MAD A1 2 0 3 is to make it trap-free so as to maximize the tunneling current in the high fields and minimize the leakage current in low fields. Some preliminary results are shown in Figs. 7 -10, which represent high quality AlOx / Si interface and very low density of bulk traps. Process optimization and precise physical and electrical characterizations are underway. We are confident that the MAD A1 2 0 3 will be soon available to the NOVORAM applications.
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(ii) Work at Stony Brook
The main goal of the Stony Brook effort was to evaluate aluminum oxidation techniques as a possible way to obtain high-quality A1 2 0 3 layers for crested barriers. We have fabricated and tested several batches of aluminum oxide barrier samples, in order to evaluate parameters of such barriers grown in various oxidation modes. The barriers were parts of Nb-trilayer (Nb/Al/AIO,/Nb) structures deposited on Si wafers.
For fabrication, a 150 nm Nb film was deposited by dc magnetron sputtering in a cryopumped system with the base pressure of 2x1 0-7 torr. This base electrode was covered by a similarly sputtered Al layer, 8 nm to 10 nm thick. This layer was then oxidized at room temperature in a static dry oxygen atmosphere in the pressure range from 1 to 100 torr for a time interval from 25 minutes to 40 hours to achieve the desired barrier transparency. After pumping down the chamber to the base pressure, a 150 nm Nb counter electrode was sputtered. Wafers were patterned by optical lithography with PMMA resist and reactive ion etching in SF 6 plasma. Each 5x5 mm 2 chip had 18 tunnel junctions with sizes ranging from 3x3 tIm2 to 300x300 lim 2 . After the junction etch, the PMMA etch mask was used as a mask to lift off a 150 nm SiO 2 dielectric layer insulating the base electrode from the wiring layer (the so-called self aligned lift-off process). Finally, a 300 nm Nb wiring layer was deposited and patterned using lift-off, with wiring configured to enable four-point measurements. shown in Figure 9 .
Transport measurements were done using the a specially designed automated system which allowed to measure currents in a large dynamic range (from ~10-13 A to 10-2 A) at arbitrary temperatures from 4.2 K to 300 K. Table 1 shows the full list of fabricated wafers, listing the fabrication conditions and experiment purpose, while Table 2 briefly summarizes their transport properties. -high (-8 orders of magnitude) change of effective conductance by applied electric field, -high (>10 MV/cm) breakdown field, and -weak (below one order of magnitude) change of conductance between 4.2 K and 300 K. The rapid thermal annealing decreases the conductance of thermally-oxidized junctions rather substantially, while that of plasma-oxidized junctions changes much less. Fitting of the /-V-curves by theoretical curves calculated from the microscopic theory of direct quantum-mechanical tunneling has allowed to identify this conductance suppression with the growth of the tunnel barrier height (Fig. 11) , most probably by the formation of the y-A1 2 0 3 phase. Annealing Temperature (°C) Fig. 11 . Change of the barrier height of the thermally grown (TO) and plasma-grown (PO) aluminum oxide layers.
Despite the faster growth of the barrier in thermally-oxidized layers, their conductance remains too low for the advanced memory applications, so that our Phase II effort has been focused mostly on plasma-oxidized junctions whose conductance may be substantially suppressed by the increase of rf discharge power. For example, junctions on wafer CB18 have (at room temperature) the low-voltage specific conductance Go of the order of 3x10.
2 S/m 2 . At the same time, specific capacitance Co of such junctions is close to 1X10,2 F/m2 [7] . This means that if such junctions are used to insulate a floating gate in a typical flash-like memory cell [1, 2] , its retention time "rR = ColGo will be above 1 sec, quite sufficient for a periodic refresh similar to used in present-day DRAM. On the other hand, at high voltages -3 V (but still below the breakdown -see Table 2 ), the effective specific conductance of such junctions is close to 105 S/m 2 , enabling the floating gate recharging as fast as in -10 ns. Such speed is sufficient to challenge the current DRAM technology.
The feature critical for this potential application is the junction endurance under high electric stress. It is usually characterized by the so-called charge-to-breakdown CBD, defined as the product Iwt (where t is the time before a junction, carrying high current /w, suffers an irreversible change of transparency), or alternatively by the potential number of write-erase cycles, N = CBDICoVw, where Vw is the applied (high) voltage. We have carried out extensive measurements of these parameters; the results are summarized in Figs. 12 and 13 . Figure 12 shows that for the best of our samples the charge-to-breakdown may be as high as 106 Coulomb per cm write time. We are confident that these results may be further improved by the optimization of the plasma and RTA parameters. In particular, our resources have been insufficient to optimize the RTA time.
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Layered A10, barriers
Our attempts to implement the basic idea of crested barriers [1, 2] by deposition have been generally less successful. For example, Fig. 14 shows the G(V) curves of a typical sample from Wafer CV15 on which the formation of a thermal oxide layer was followed by the deposition of -4nm of new aluminum and its plasma oxidation. The plots show that transport properties of the junctions are virtually identical to those of the similar plasma oxide layer alone (Wafer CB13A). We interpret these data as a result of dissolving of the thermal oxide by energetic oxygen atoms of the plasma discharge. An alternative way toward layered barriers is to form the plasma oxide layer first, and then form a TO layer by thermal oxidation of a very thin (-1.5 nm) additional layer of aluminum. Figure 15 shows results from Wafer 16 fabricated in this way (for fabrication parameters, see Table 1 ). One can see that the transport is again similar to that through the plasma oxide alone, and the conductance is much higher than that expected from theory (blue curve) in assumption that the two oxides layers were just superposed on each other.
Most probably, these results may explained by the granular character of the second (ultra-thin) aluminum layer. (Unfortunately, the layer cannot be made thicker because of rapid saturation of the thermal oxidation process.) If these grains are well separated, the transport should be dominated by the area between them, and thus be close that in through the plasma oxide layer alone.
This interpretation has found an indirect confirmation in the experiment with one of a few good wafers (#388) from HYPRES, with a similar PO/TO structure -see Fig. 16 . Junctions from this wafer (before the RTA) has shown strong bistability ("memory") effects, similar to those observed recently by other groups in metal-oxide layers [8] [9] [10] [11] [12] [13] [14] [15] . The physical mechanism of this bistability s not yet clear, but for the currently most reproducible metal-oxide devices it is probably due to electron trapping in localized states [16] .
This effect has the key importance for the implementation of the so-called "resistive" (or "crossbar") memories which may have the smallest cell footprint (at fixed design rules) [17] . Recently we have shown [18] that the hybrid (CMOS/nano) version of the resistive memories, using the "CMOL" interface suggested in our group, may enable circuit integration scales approaching 1 Tbit/cm 2 , at sub-100-ns access time and large (>10%) defect tolerance. (iii) Conclusion
